( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design Insights of Non-volatile Processors and Accelerators in Energy Harvesting Systems.

, , , , , , , , и . ACM Great Lakes Symposium on VLSI, стр. 369-374. ACM, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Xue Xue Zhang

Ian Jason

Cheng Xue

Jia Xue

Min Xue

 

Другие публикации лиц с тем же именем

Balanced loop retiming to effectively architect STT-RAM-based hybrid cache for VLIW processors., , , , , , и . SAC, стр. 1710-1716. ACM, (2016)Introduction to the Special Issue on NVM and Storage., и . ACM Trans. Storage, 14 (1): 2:1-2:2 (2018)I/O scheduling with mapping cache awareness for flash based storage systems., , , , и . EMSOFT, стр. 21:1-21:10. ACM, (2016)Boosting the Performance of SSDs via Fully Exploiting the Plane Level Parallelism., , , , , и . IEEE Trans. Parallel Distributed Syst., 31 (9): 2185-2200 (2020)Iterational retiming with partitioning: Loop scheduling with complete memory latency hiding., , , и . ACM Trans. Embed. Comput. Syst., 9 (3): 22:1-22:26 (2010)Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory., , , и . IEEE Trans. Signal Process., 61 (14): 3509-3520 (2013)Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints., , , и . DATE, стр. 1202-1207. ACM, (2008)Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors., , , , и . DAC, стр. 2:1-2:6. ACM, (2017)Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory., , , и . DAC, стр. 405-410. ACM, (2011)Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead., , , , , , , , , и . DAC, стр. 156:1-156:6. ACM, (2016)