( en | de | ru )

 

Disambiguation of "Harishchandra, Vasantha Moodabettu"

Author of the publication

copydeleteadd this publication to your clipboard
An energy-efficient fault-aware core mapping in mesh-based network on chip systems.

, , and . J. Netw. Comput. Appl., (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Harishchandra S B

Rakesh Kumar Harishchandra

 

Other publications of authors with the same name

System level fault-tolerance core mapping and FPGA-based verification of NoC., , and . Microelectron. J., (2017)Hardware implementation of fault tolerance NoC core mapping., , and . Telecommun. Syst., 68 (4): 621-630 (2018)High-performance and energy-efficient fault-tolerance core mapping in NoC., , and . Sustain. Comput. Informatics Syst., (2017)Energy-Aware and Reliability-Aware Mapping for NoC-Based Architectures., , and . Wireless Personal Communications, 100 (2): 213-225 (2018)High Performance Sense Amplifier Based Flip Flop for Driver Applications., , and . iNIS, page 129-132. IEEE, (2017)Self Timed SRAM Array with Enhanced low Voltage Read and Write Capability., , and . ISVLSI, page 627-631. IEEE, (2019)Design and implementation of image kernels using reversible logic gates., , , and . IET Image Process., 14 (16): 4110-4121 (2020)An energy-efficient fault-aware core mapping in mesh-based network on chip systems., , and . J. Netw. Comput. Appl., (2018)6.25 GHz, 1 mV input resolution auxiliary circuit assisted comparator in 65 nm CMOS process., , , , and . IET Circuits Devices Syst., 14 (3): 340-346 (2020)Ultra-low voltage, power efficient continuous-time filters in 180 nm CMOS technology., , and . IET Circuits Devices Syst., 13 (7): 988-997 (2019)