( en | de | ru )

 

Disambiguation of "Nazar, Gabriel L."

Author of the publication

copydeleteadd this publication to your clipboard
Improving performance in VLIW soft-core processors through software-controlled scratchpads.

, , and . SAMOS, page 172-179. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nazar Mazurak

Gabriel D L Machado

Nazar Janipour

Nazar Pidlypnyi

Maria Christine Nazarewicz

 

Other publications of authors with the same name

ACQuA: A Parallel Accelerator Architecture for Pure Functional Programs., , , and . ISVLSI, page 346-351. IEEE, (2020)High-level synthesis of throughput-optimized and energy-efficient approximate designs., and . CF, page 221-224. ACM, (2020)Exploring redundancy granularities to repair real-time FPGA-based systems., , and . Microprocess. Microsystems, (2017)Accelerated FPGA repair through shifted scrubbing., , and . FPL, page 1-6. IEEE, (2013)A Knapsack Methodology for Hardware-based DMR Protection against Soft Errors in Superscalar Out-of-Order Processors., , , , , , and . VLSI-SoC, page 287-292. IEEE, (2019)Firefly: An Open-source Rocket-based Intermittent Framework., , , , , , , , , and . SBCCI, page 1-6. IEEE, (2020)A Machine Learning Approach for Reliability-Aware Application Mapping for Heterogeneous Multicores., , , and . DAC, page 1-6. IEEE, (2020)Improving performance in VLIW soft-core processors through software-controlled scratchpads., , and . SAMOS, page 172-179. IEEE, (2016)High-Level Synthesis of Approximate Designs under Real-Time Constraints., and . ACM Trans. Embed. Comput. Syst., 18 (5s): 59:1-59:21 (2019)SNAP: Selective NTV Heterogeneous Architectures for Power-Efficient Edge Computing., , and . DSD, page 357-364. IEEE, (2022)