( en | de | ru )

 

Disambiguation of "Mukherjee, Nilanjan"

Author of the publication

copydeleteadd this publication to your clipboard
Dynamic channel allocation for higher EDT compression in SoC designs.

, , , , , and . ITC, page 265-274. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Oindrilla Mukherjee

Rick Mukherjee

Vera Mukherjee

Santanu Mukherjee

Dipak Mukherjee

 

Other publications of authors with the same name

Bicameral Mesh Gradation with a Controlled Advancing Front Approach., , and . Comput. Aided Des., (2022)Automatic Feature Recognition Using the Medial Axis for Structured Meshing of Automotive Body Panels., , and . Comput. Aided Des., (2020)High Performance Dense Ring Generators., , , and . IEEE Trans. Computers, 55 (1): 83-87 (2006)Embedded deterministic test points for compact cell-aware tests., , , , , , , , , and . ITC, page 1-8. IEEE, (2015)On Using Implied Values in EDT-based Test Compression., , , , and . DAC, page 11:1-11:6. ACM, (2014)Embedded deterministic test., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (5): 776-792 (2004)Hardware Protection via Logic Locking Test Points., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3020-3030 (2018)EDT Bandwidth Management in SoC Designs., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (12): 1894-1907 (2012)Logic BIST With Capture-Per-Clock Hybrid Test Points., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (6): 1028-1041 (2019)High Volume Diagnosis in Memory BIST Based on Compressed Failure Data., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (3): 441-453 (2010)