Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Special issue of Microelectronics Journal on the Conference on Design of Circuits and Integrated Systems 2011 (DCIS 2011).

J. da Silva, S. Renaud, and J. Ferreira. Microelectron. J., 44 (10): 869 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

João Conceição Ferreira

Gil dos Santos Guerreiro João

João Barros

João Fonseca

João Carreira

Other publications of authors with the same name

A scalable array for Cellular Genetic Algorithms: TSP as case study.P. dos Santos, J. Alves, and J. Ferreira. ReConFig, page 1-6. IEEE, (2012)A time synchronization circuit with sub-microsecond skew for multi-hop wired wearable networks.F. Derogarian, J. Ferreira, and V. Tavares. Microprocess. Microsystems, 39 (8): 1029-1038 (2015)Special issue of Microelectronics Journal on the Conference on Design of Circuits and Integrated Systems 2011 (DCIS 2011).J. da Silva, S. Renaud, and J. Ferreira. Microelectron. J., 44 (10): 869 (2013)MICPRO DSD 2015 special issue.J. Ferreira, and P. Kitsos. Microprocess. Microsystems, (2017)Flexible hardware acceleration for nesting problems.J. Ferreira, J. Alves, C. Albuquerque, J. Oliveira, J. Ferreira, and J. Matos. ICECS, page 345-348. IEEE, (1998)Reconfigurable NC-OFDM Processor for 5G Communications.M. Ferreira, and J. Ferreira. EUC, page 199-204. IEEE Computer Society, (2015)A Time Synchronization Circuit with an Average 4.6 ns One-Hop Skew for Wired Wearable Networks.F. Derogarian, J. Ferreira, and V. Tavares. DSD, page 146-153. IEEE Computer Society, (2014)Dynamic Partial Reconfiguration of Customized Single-Row Accelerators.N. Paulino, J. Ferreira, and J. Cardoso. IEEE Trans. Very Large Scale Integr. Syst., 27 (1): 116-125 (2019)A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses.N. Paulino, J. Ferreira, and J. Cardoso. ACM Trans. Reconfigurable Technol. Syst., 7 (4): 29:1-29:20 (2015)Control and Observation of Analog Nodes in Mixed-Signal Boards.J. Matos, A. Leão, and J. Ferreira. ITC, page 323-331. IEEE Computer Society, (1993)

BibSonomy

Disambiguation of "Ferreira, João Canas"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Special issue of Microelectronics Journal on the Conference on Design of Circuits and Integrated Systems 2011 (DCIS 2011).

Please choose a person to relate this publication to

João Conceição Ferreira

Gil dos Santos Guerreiro João

João Barros

João Fonseca

João Carreira

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Ferreira, João Canas"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Special issue of Microelectronics Journal on the Conference on Design of Circuits and Integrated Systems 2011 (DCIS 2011).

Please choose a person to relate this publication to

João Conceição Ferreira

Gil dos Santos Guerreiro João

João Barros

João Fonseca

João Carreira

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Special issue of Microelectronics Journal on the Conference on Design of Circuits and Integrated Systems 2011 (DCIS 2011).