Author of the publication

System-on-Chip Implementation of Trusted Execution Environment with Heterogeneous Architecture.

, , , , , , , and . HCS, page 1-16. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Systems on a Chip With 8 and 32 Bits Processors in 0.18-μm Technology for IoT Applications., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (5): 2438-2442 (2022)System-on-Chip Implementation of Trusted Execution Environment with Heterogeneous Architecture., , , , , , , and . HCS, page 1-16. IEEE, (2021)A Low-Power Low-Area SoC based in RISC-V Processor for IoT Applications., , , , , , and . ISOCC, page 375-376. IEEE, (2021)In-NVRAM Unified PUF and TRNG Based on Standard CMOS Technology., , , , , and . ISCAS, page 1-5. IEEE, (2023)A Fully Digital True Random Number Generator With Entropy Source Based in Frequency Collapse., , , , , , , and . IEEE Access, (2021)A Robust and Healthy Against PVT Variations TRNG Based on Frequency Collapse., , , , , , and . IEEE Access, (2022)A Sub-μ W Reversed-Body-Bias 8-bit Processor on 65-nm Silicon-on-Thin-Box (SOTB) for IoT Applications., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (9): 3182-3186 (2021)ChaCha20-Poly1305 Authenticated Encryption with Additional Data for Transport Layer Security 1.3., , , , and . Cryptogr., 6 (2): 30 (2022)A 3.65 Gb/s Area-Efficiency ChaCha20 Cryptocore., , , , and . ISOCC, page 79-80. IEEE, (2022)A Unified PUF and Crypto Core Exploiting the Metastability in Latches., , , , , and . Future Internet, 14 (10): 298 (2022)