( en | de | ru )

 

Disambiguation of "Liang, Yu-Pei"

Author of the publication

copydeleteadd this publication to your clipboard
A wireless sensor network simulator focuses on imitating wireless charging vehicle: demo abstract.

, , , , and . IPSN, page 265-266. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pei Liang

Yu Liang

Liang Yu

Pei-Yu Chi

Yu-Li Liang

 

Other publications of authors with the same name

Enabling Write-Reduction Multiversion Scheme With Efficient Dual-Range Query Over NVRAM., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (6): 1244-1256 (2021)Adaptive Mode-Switching for Write-amplification Reduction of SMR Disks., , , , , and . ISOCC, page 247-248. IEEE, (2023)Enabling High-Resolution Video Support for the Next-Generation Internet-Connected Display., , , , , and . DASC/PiCom/DataCom/CyberSciTech, page 284-286. IEEE Computer Society, (2017)Skyrmion Vault: Maximizing Skyrmion Lifespan for Enabling Low-Power Skyrmion Racetrack Memory., , , , , , and . ASP-DAC, page 333-338. ACM, (2023)Exploring Skyrmion Racetrack Memory for High Performance Full-Nonvolatile FTL., , , and . NVMSA, page 1-6. IEEE, (2021)An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash., , , , and . IEEE Trans. Computers, 67 (9): 1246-1258 (2018)B*-Sort: Enabling Write-Once Sorting for Nonvolatile Memory., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 4549-4562 (2020)Planting Fast-Growing Forest by Leveraging the Asymmetric Read/Write Latency of NVRAM-Based Systems., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (10): 3304-3317 (2022)Sky-NN: Enabling Efficient Neural Network Data Processing with Skyrmion Racetrack Memory., , , and . ISLPED, page 1-6. IEEE, (2023)Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write Energy., , , , , and . ISLPED, page 1-6. IEEE, (2019)