Author of the publication

Worst Case Timing Requirement of Real-Time Tasks with Time Redundancy.

, , and . RTCSA, page 410-. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Accurate Worst Case Timing Analysis for RISC Processors., , , , , , , , , and . IEEE Trans. Software Eng., 21 (7): 593-604 (1995)Dynamic voltage scaling algorithm for fixed-priority real-time systems using work-demand analysis., , and . ISLPED, page 396-401. ACM, (2003)Performance Evaluation of Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems., , , , and . J. Low Power Electron., 1 (3): 207-216 (2005)Analysis of Worst Case DMA Response Time in a Fixed-Priority Bus Arbitration Protocol., , , and . Real Time Syst., 23 (3): 209-238 (2002)Threaded Prefetching: A New Instruction Memory Hierarchy for Real-Time Systems., , , , and . Real Time Syst., 13 (1): 47-65 (1997)Cache-Conscious Limited Preemptive Scheduling., , , , and . Real Time Syst., 17 (2-3): 257-282 (1999)A worst case timing analysis technique for instruction prefetch buffers., , and . Microprocess. Microprogramming, 40 (10-12): 681-684 (1994)Scratchpad Memory Management Techniques for Code in Embedded Systems without an MMU., , , , , and . IEEE Trans. Computers, 59 (8): 1047-1062 (2010)Copycat: A High Precision Real Time NAND Simulator., , , and . CoRR, (2016)FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs., , and . DAC, page 115:1-115:6. ACM, (2018)