( en | de | ru )

 

Disambiguation of "McAndrew, Colin C."

Author of the publication

copydeleteadd this publication to your clipboard
Bipolar Transistor Excess Phase Modeling in Verilog-A.

, , and . IEEE J. Solid State Circuits, 44 (9): 2267-2275 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Maité Colin

Samuel Colin

Hansjoachim Colin

Carmen Colinas Schwarz

Adelaida Colina

 

Other publications of authors with the same name

Extensions to Backward Propagation of Variance for Statistical Modeling., , , and . IEEE Des. Test Comput., 27 (2): 36-43 (2010)SPICE modeling in Verilog-A: Successes and challenges: Invited paper.. ESSDERC, page 22-25. IEEE, (2017)SP-SOI: a third generation surface potential based compact SOI MOSFET Model., , , , , , and . CICC, page 819-822. IEEE, (2005)A Web Tool for Interactive Exploration of Analog Design Tradeoffs., , , and . CICC, page 631-634. IEEE, (2006)RF CMOS is more than CMOS: Modeling of RF passive components., and . CICC, page 407-414. IEEE, (2009)PSP-Based Scalable MOS Varactor Model., , , , , , , , , and 4 other author(s). CICC, page 495-502. IEEE, (2007)Session 9 - Advanced simulation techniques., and . CICC, page 1. IEEE, (2015)Corner models: Inaccurate at best, and it only gets worst ..., , , and . CICC, page 1-4. IEEE, (2013)AMS system simulation techniques., and . CICC, page 1. IEEE, (2013)VBIC95, the vertical bipolar inter-company model., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 31 (10): 1476-1483 (1996)