Author of the publication

Design Space Exploration of 2-D Processor Array Architectures for Similarity Distance Computation.

, , and . IEEE Trans. Parallel Distributed Syst., 28 (8): 2218-2228 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Symmetry-Enabled Resource-Efficient Systolic Array Design for Montgomery Multiplication in Resource-Constrained MIoT Endpoints., and . Symmetry, 16 (6): 715 (June 2024)Implementation of High Speed and Low Area Extended Euclidean Inversion over Ternary Fields., , and . CCECE, page 1-5. IEEE, (2019)Optimized structures of hybrid ripple carry and hierarchical carry lookahead adders., and . Microelectron. J., 46 (9): 783-794 (2015)Low Power Semi-systolic Architectures for Polynomial-Basis Multiplication over GF(2 m ) Using Progressive Multiplier Reduction., and . J. Signal Process. Syst., 82 (3): 331-343 (2016)Efficient Scalable Serial Multiplier Over GF(2m) Based on Trinomial., and . IEEE Trans. Very Large Scale Integr. Syst., 23 (10): 2322-2326 (2015)Design Space Exploration of 2-D Processor Array Architectures for Similarity Distance Computation., , and . IEEE Trans. Parallel Distributed Syst., 28 (8): 2218-2228 (2017)Fuzzy logic-based connected robot for home rehabilitation., , , and . J. Intell. Fuzzy Syst., 40 (3): 4835-4850 (2021)Blockchain in internet-of-things: a necessity framework for security, reliability, transparency, immutability and liability., , , , and . IET Commun., 13 (19): 3187-3192 (2019)Low space-complexity and low power semi-systolic multiplier architectures over GF(2m) based on irreducible trinomial., and . Microprocess. Microsystems, (2016)Scalable and Unified Digit-Serial Processor Array Architecture for Multiplication and Inversion Over GF( $2^m$ )., and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (11): 2894-2906 (2017)