( en | de | ru )

 

Disambiguation of "Nacif, José Augusto Miranda"

Author of the publication

copydeleteadd this publication to your clipboard
Refactoring digital hardware designs with assertion libraries.

, , , , , , and . HLDVT, page 37-42. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Augusto Amgarten Quitzau

José Augusto Martins Corrêa

Humberto Jorge José

Roberta Nacif

Nadine José Gonzalez

 

Other publications of authors with the same name

Be a simulator developer and go beyond in computing engineering., , , , and . FIE, page 1-8. IEEE Computer Society, (2015)DOCTraMS: A Decentralized and Offline Community-Based Traffic Monitoring System., , , and . IEEE Trans. Intell. Transp. Syst., 20 (3): 1160-1169 (2019)Mapping critical illness early signs to priority alert transmission on wireless networks., , , , and . LATINCOM, page 1-6. IEEE, (2017)Mind the Gap: Bridging Verilog and Computer Architecture., , , , and . ISCAS, page 1-5. IEEE, (2020)L-BANCS: A Multi-Phase Tile Design for Nanomagnetic Logic., , , and . ISVLSI, page 1-6. IEEE, (2023)A Novel Five-input Multiple-function QCA Threshold Gate., , , , and . ISCAS, page 1-5. IEEE, (2018)An efficient FPGA implementation in quantum-dot cellular automata., , , and . SBCCI, page 1-6. IEEE, (2013)Increasing Observability in Post-Silicon Debug Using Asymmetric Omega Networks., , , and . SBCCI, page 17:1-17:7. ACM, (2015)Exploring the dynamics of large-scale gene regulatory networks using hardware acceleration on a heterogeneous CPU-FPGA platform., , , , , and . ReConFig, page 1-7. IEEE, (2017)Refactoring digital hardware designs with assertion libraries., , , , , , and . HLDVT, page 37-42. IEEE Computer Society, (2003)