( en | de | ru )

 

Disambiguation of "Guggenbühl, Walter"

Author of the publication

copydeleteadd this publication to your clipboard
Achieving supercomputer performane for neural net simulation with an array of digital signal processors.

, , , , and . IEEE Micro, 12 (5): 55-65 (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pius Guggenbühl

Johanna-Julia Walter

Der Einfluss von IL-10 auf die allergeninduzierte IL-4- und IL-13-Freisetzung aus basophilen Granulozyten von Patienten mit Wespengiftallergie. Uni München, (2009)

Walter Huber

Walter Dietz

Walter John

 

Other publications of authors with the same name

3D Scene Acquisition by Motion Induced Stereo., , and . DAGM-Symposium, volume 290 of Informatik-Fachberichte, page 552-559. Springer, (1991)A reconfigurable systolic array for real-time image processing., , and . ICASSP, page 2057-2060. IEEE, (1988)Neural net simulation with MUSIC., , and . ICNN, page 1737-1741. IEEE, (1993)Architecture and realization of a multi signal processor system., , , , , and . ASAP, page 327-340. IEEE, (1992)Simulation lossless symmetrical three conductor systems., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (7): 904-910 (1991)Achieving supercomputer performane for neural net simulation with an array of digital signal processors., , , , and . IEEE Micro, 12 (5): 55-65 (1992)The synchronous dataflow machine: a computer architecture for real time image processing., , and . ICPR (2), page 436-441. IEEE, (1990)Achieving Super Computer Performance with a DSP Array Processor., , , , , , , , and . SC, page 543-550. IEEE Computer Society, (1992)Analog CMOS implementation of a multilayer perceptron with nonlinear synapses., and . IEEE Trans. Neural Networks, 3 (3): 457-465 (1992)Fast neural net simulation with a DSP processor array., , and . IEEE Trans. Neural Networks, 6 (1): 203-213 (1995)