Author of the publication

A 28 nm 2 GS/s 5-b single-channel SAR ADC with gm-boosted StrongARM comparator.

, , , , , and . ESSCIRC, page 171-174. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Multiphase Class-D Automotive Audio Amplifier With Integrated Low-Latency ADCs for Digitized Feedback After the Output Filter., , , , , , and . IEEE J. Solid State Circuits, 52 (12): 3181-3193 (2017)A cascaded continuous-time ΣΔ Modulator with 67-dB dynamic range in 10-MHz bandwidth., , and . IEEE J. Solid State Circuits, 39 (12): 2152-2160 (2004)Impulse-Based Scheme for Crystal-Less ULP Radios., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (5): 1041-1052 (2009)A 6GS/s 0.5GHz BW continuous-time 2-1-1 MASH ΔΣ modulator with phase-boosted current-mode ELD compensation in 40nm CMOS., , , , , , , and . ESSCIRC, page 491-494. IEEE, (2021)A 2GHz 2-bit Continuous-Time Delta Sigma ADC with 2GHz chopper achieving 12nV/sqrt(Hz) 1/f noise at 153kHz and -104.7dBc THD in 30MHz BW., , , , , , , , , and . ESSCIRC, page 321-324. IEEE, (2022)An 118dB DR CT IF-to-Baseband ΣΔ Modulator for AM/FM/IBOC Radio Receivers., , , , and . ISSCC, page 151-160. IEEE, (2006)A 1.9 mW 250 MHz Bandwidth Continuous-Time ΣΔ Modulator for Ultra-Wideband Applications., , , , , , , and . ISCAS, page 1-5. IEEE, (2018)Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs., , , , , , and . ISCAS, page 1-4. IEEE, (2017)A 28-W, -102.2-dB THD+N Class-D Amplifier Using a Hybrid ΔΣM-PWM Scheme., , , , , , and . IEEE J. Solid State Circuits, 55 (12): 3146-3156 (2020)An Inverter-Based Hybrid ΔΣ Modulator., , and . ISSCC, page 492-493. IEEE, (2008)