Author of the publication

A Novel Double-Data-Rate AES Architecture Resistant against Fault Injection.

, , and . FDTC, page 54-61. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Designing Resistant Circuits against Malicious Faults Injection Using Asynchronous Logic., , and . IEEE Trans. Computers, 55 (9): 1104-1115 (2006)A Novel Double-Data-Rate AES Architecture Resistant against Fault Injection., , and . FDTC, page 54-61. IEEE Computer Society, (2007)Dynamic Authentication-Based Secure Access to Test Infrastructure., , , and . ETS, page 1-6. IEEE, (2020)Case Study of a Fault Attack on Asynchronous DES Crypto-Processors., , , , and . FDTC, volume 4236 of Lecture Notes in Computer Science, page 88-97. Springer, (2006)Taking into account indirect jumps or calls in continuous control-flow checking., , , and . IDT, page 125-130. IEEE, (2016)Laser-Induced Fault Effects in Security-Dedicated Circuits., , , , , , , , , and 5 other author(s). VLSI-SoC (Selected Papers), volume 464 of IFIP Advances in Information and Communication Technology, page 220-240. Springer, (2014)Reliability of computing systems: From flip flops to variables., , , , and . IOLTS, page 196-198. IEEE, (2017)Criticality evaluation of embedded software running on a pipelined microprocessor and impact of compilation options., , , and . ICECS, page 778-781. IEEE, (2014)Early SEU Fault Injection in Digital, Analog and Mixed Signal Circuits: A Global Flow., and . DATE, page 590-595. IEEE Computer Society, (2004)High Level Modifications of VHDL Descriptions for On-Line Test or Fault Tolerance., and . DFT, page 84-. IEEE Computer Society, (2001)