( en | de | ru )

 

Disambiguation of "Chattopadhyay, Anupam"

Author of the publication

copydeleteadd this publication to your clipboard
Reversible Logic Synthesis via Biconditional Binary Decision Diagrams.

, , , , and . ISMVL, page 2-7. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anupam Chattopadhyay

Anupam Singh

Anupam Karmakar

Anupam Sengupta

Dhrupadi Chattopadhyay

 

Other publications of authors with the same name

Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM based FPGA., , , , and . CoRR, (2018)Secure and Tamper-resilient Distributed Ledger for Data Aggregation in Autonomous Vehicles., , , and . APCCAS, page 548-551. IEEE, (2018)Post-Quantum Secure Boot., , , , , and . DATE, page 1582-1585. IEEE, (2020)A low overhead error confinement method based on application statistical characteristics., , and . DATE, page 1168-1171. IEEE, (2016)Scalable and energy-efficient reconfigurable accelerator for column-wise givens rotation., , , , and . VLSI-SoC, page 1-6. IEEE, (2014)Analysis and Improvement of Transformation-Based Reversible Logic Synthesis., , , and . ISMVL, page 47-52. IEEE Computer Society, (2013)La Petite Fee Cosmo: Learning Data Structures Through Game-Based Learning., , , , , , and . CW, page 207-210. IEEE, (2019)PR-PUF: A Reconfigurable Strong RRAM PUF., , , , , and . VLSI-SoC, page 1-6. IEEE, (2023)Practical Side-Channel and Fault Attacks on Lattice-Based Cryptography., , and . VLSI-SoC, page 1-2. IEEE, (2021)In Quest for Fast and Secure SoC., and . VLSI-SoC, page 1-2. IEEE, (2021)