Author of the publication

Formal methods for ranking counterexamples through assumption mining.

, , and . DATE, page 911-916. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Formal Analysis of Hybrid Systems Using Feature Indented Assertions., and . CoRR, (2017)Assertions for Protecting Mixed-Signal Latency Contracts in Power Management., , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (8): 1745-1756 (2020)Early Analysis of Critical Faults: An Approach to Test Generation From Formal Specifications., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (3): 447-451 (2012)Robust f0 extraction from monophonic signals using adaptive sub-band filtering., , , and . Speech Commun., (2020)CoVerPlan: A Comprehensive Verification Planning Framework Leveraging PSS Specifications., , , and . ACM Trans. Design Autom. Electr. Syst., 28 (1): 9:1-9:32 (January 2023)Concurrent Usage Control Implementation Verification Using the SPIN Model Checker., , and . CNSA, volume 89 of Communications in Computer and Information Science, page 214-223. Springer, (2010)Synthesis of sampling modes for adaptive control., , , , , and . ICCSCE, page 294-299. IEEE, (2014)A New Pseudo-Boolean Satisfiability based approach to Power Mode Schedulability Analysis., , and . VLSI Design, page 95-102. IEEE Computer Society, (2007)Formal Verification of Modules under Real Time Environment Constraints., , and . VLSI Design, page 103-108. IEEE Computer Society, (2004)Model Checking Controllers with Predicate Inputs., and . VLSI Design, page 332-337. IEEE Computer Society, (2013)