Author of the publication

Investigation of on-chip PLL irregularities under stress conditions - case study.

, , , and . ICECS, page 591-594. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power Analysis Resilient SRAM Design Implemented with a 1% Area Overhead Impedance Randomization Unit for Security Applications., , , , , , , and . ESSCIRC, page 69-72. IEEE, (2019)SerOpt: Transistor Sizing Algorithm and Optimization Utility for Minimizing Soft Error Rate., , and . DCIS, page 1-6. IEEE, (2022)Revisiting Dynamic Logic - A True Candidate for Energy-Efficient Cryogenic Operation in Nanoscaled Technologies., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (3): 987-999 (March 2024)Vulnerability of secured IoT memory against localized back side laser fault injection., , , , and . EST, page 7-11. IEEE, (2017)Investigation of on-chip PLL irregularities under stress conditions - case study., , , and . ICECS, page 591-594. IEEE, (2004)A Highly Reliable SRAM PUF with a Capacitive Preselection Mechanism and pre-ECC BER of 7.4E-10., , , , and . CICC, page 1-4. IEEE, (2019)Low-Cost Side-Channel Secure Standard 6T-SRAM-Based Memory With a 1% Area and Less Than 5% Latency and Power Overheads., , , , , , , , and . IEEE Access, (2021)Temporal Power Redistribution as a Countermeasure against Side-Channel Attacks., , , , , , and . ISCAS, page 1-5. IEEE, (2020)Compact Protection Codes for protecting memory from malicious data and address manipulations., , , , , , and . ETS, page 1-6. IEEE, (2021)Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (10): 2180-2184 (2018)