Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Circuit and Physical Design of the zEnterprise™ EC12 Microprocessor Chips and Multi-Chip Module.

J. Warnock, Y. Chan, H. Harrer, S. Carey, G. Salem, D. Malone, R. Puri, J. Zitz, A. Jatkowski, G. Strevig, A. Datta, A. Gattiker, A. Bansal, G. Mayer, Y. Chan, M. Mayo, D. Rude, L. Sigal, T. Strach, H. Smith, H. Wen, P. kin Mak, C. Shum, D. Plass, and C. Webb. IEEE J. Solid State Circuits, 49 (1): 9-18 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Werner Puri

Inder Krishan Puri

Saurabh Puri

Laura Puritani

Maria Cristina Puricelli

Other publications of authors with the same name

SOI Digital CMOS VLSI - a Design Perspective.C. Chuang, and R. Puri. DAC, page 709-714. ACM Press, (1999)5.5GHz system z microprocessor and multi-chip module.J. Warnock, Y. Chan, H. Harrer, D. Rude, R. Puri, S. Carey, G. Salem, G. Mayer, Y. Chan, M. Mayo and 13 other author(s). ISSCC, page 46-47. IEEE, (2013)Custom is from Venus and synthesis from Mars.R. Puri, W. Joyner, S. Borkar, T. Garibay, J. Lotz, and R. Montoye. DAC, page 992. ACM, (2008)Hysteresis effect in pass-transistor-based, partially depleted SOI CMOS circuits.R. Puri, and C. Chuang. IEEE J. Solid State Circuits, 35 (4): 625-631 (2000)DeltaSyn: An efficient logic difference optimizer for ECO synthesis.S. Krishnaswamy, H. Ren, N. Modi, and R. Puri. ICCAD, page 789-796. ACM, (2009)Engineering the Future of AI for the Enterprises : Keynote 4.R. Puri. SERVICES, page xxv. IEEE, (2021)Analyzing AnalyticsR. Bordawekar, B. Blainey, and R. Puri. Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers, (2015)CodeNet: A Large-Scale AI for Code Dataset for Learning a Diversity of Coding Tasks.R. Puri, D. Kung, G. Janssen, W. Zhang, G. Domeniconi, V. Zolotov, J. Dolby, J. Chen, M. Choudhury, L. Decker and 7 other author(s). NeurIPS Datasets and Benchmarks, (2021)Explainable machine learning in deployment.U. Bhatt, A. Xiang, S. Sharma, A. Weller, A. Taly, Y. Jia, J. Ghosh, R. Puri, J. Moura, and P. Eckersley. FAT*, page 648-657. ACM, (2020)Design Considerations of Scaled Sub-0.1 ?m PD/SOI CMOS Circuits.C. Chuang, R. Joshi, R. Puri, and K. Kim. ISQED, page 153-158. IEEE Computer Society, (2003)

BibSonomy

Disambiguation of "Puri, Ruchir"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Circuit and Physical Design of the zEnterprise™ EC12 Microprocessor Chips and Multi-Chip Module.

Please choose a person to relate this publication to

Werner Puri

Inder Krishan Puri

Saurabh Puri

Laura Puritani

Maria Cristina Puricelli

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Puri, Ruchir"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Circuit and Physical Design of the zEnterprise™ EC12 Microprocessor Chips and Multi-Chip Module.

Please choose a person to relate this publication to

Werner Puri

Inder Krishan Puri

Saurabh Puri

Laura Puritani

Maria Cristina Puricelli

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Circuit and Physical Design of the zEnterprise™ EC12 Microprocessor Chips and Multi-Chip Module.