( en | de | ru )

 

Disambiguation of "Dasgupta, Parthasarathi"

Author of the publication

copydeleteadd this publication to your clipboard
A Novel Wire Planning Technique for Optimum Pin Utilization in Digital Microfluidic Biochips.

, , , , , and . VLSID, page 510-515. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Parthasarathi Sengupta

Shivaji Dasgupta

Shyamal Dasgupta

Subho Dasgupta

Subhoranjan Dasgupta

 

Other publications of authors with the same name

Monotone bipartitioning problem in a planar point set with applications to VLSI., , , and . ACM Trans. Design Autom. Electr. Syst., 7 (2): 231-248 (2002)Double Patterning Lithography (DPL)-compliant layout construction (DCLC) with area-stitch usage tradeoff., , , and . VDAT, page 1-6. IEEE, (2016)Revisiting VLSI Interconnects in Deep Sub-Micron: Some Open Questions.. VLSI Design, page 615-620. IEEE Computer Society, (2005)A Group-Preferential Parallel-Routing Algorithm for Cross-Referencing Digital Microfluidic Biochips., , , and . ISVLSI, page 317-318. IEEE Computer Society, (2011)Minimum-Congestion Placement for Y-interconnects: Some studies and observations., , , and . ISVLSI, page 73-80. IEEE Computer Society, (2007)Digital microfluidic system: A new design for heterogeneous sample based integration of multiple DMFBs., , , and . ISCAS, page 1905-1909. IEEE, (2013)A new customized testing technique using a novel design of droplet motion detector for digital microfluidic Biochip systems., , , and . ICACCI, page 897-902. IEEE, (2013)A rule-based approach for minimizing power dissipation of digital circuits., , , , and . DDECS, page 237-242. IEEE, (2016)3D integration in biochips: New proposed architectures for 3D applications in ATDA based digital microfluidic biochips., , , , and . DTIS, page 1-6. IEEE, (2015)A heuristic method for obstacle avoiding group Steiner tree construction., , , , and . SLIP, page 21. ACM, (2012)