( en | de | ru )

 

Disambiguation of "Thomas, David B."

Author of the publication

copydeleteadd this publication to your clipboard
An Automatic Mixed Software Hardware Pipeline Builder for CPU-FPGA Platforms.

, , and . CoRR, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David B Adler

David B Dollenmayer

Thomas David

David Thomas

Thomas B Christophel

 

Other publications of authors with the same name

Event-based high throughput computing: A series of case studies on a massively parallel softcore machine., , , , , , , and . IET Comput. Digit. Tech., 17 (1): 29-42 (January 2023)Parallel Genetic Algorithms on Multiple FPGAs., , , , and . SIGARCH Comput. Archit. News, 43 (4): 86-93 (2015)General hardware multicasting for fine-grained message-passing architectures., , , , , , , , and . PDP, page 126-133. IEEE, (2021)Practical Distributed Implementation of Very Large Scale Petri Net Simulations., , , , , , , , , and . Trans. Petri Nets Other Model. Concurr., (2022)High Quality Uniform Random Number Generation Using LUT Optimised State-transition Matrices., and . VLSI Signal Processing, 47 (1): 77-92 (2007)FPGA based control for real time systems., and . FPL, page 1-2. IEEE, (2013)Non-Uniform Random Number Generation Through Piecewise Linear Approximations., and . FPL, page 1-6. IEEE, (2006)Low-latency option pricing using systolic binomial trees., and . FPT, page 44-51. IEEE, (2014)Tinsel: A Manythread Overlay for FPGA Clusters., , and . FPL, page 375-383. IEEE, (2019)Design Exploration of Quadrature Methods in Option Pricing., , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (5): 818-826 (2012)