( en | de | ru )

 

Disambiguation of "Nagaraj, K."

Author of the publication

copydeleteadd this publication to your clipboard
Background digital error correction technique for pipelined analog-digital converters.

, , and . ISCAS (1), page 408-411. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Madhu Nagaraj

Nagarjuna Nagaraj

Nagaraj Halemani

Yamini Nagaraj

Nagaraj D Halemani

 

Other publications of authors with the same name

Background digital error correction technique for pipelined analog-digital converters., , and . ISCAS (1), page 408-411. IEEE, (2001)Efficient 6-bit A/D converter using a 1-bit folding front end., , and . IEEE J. Solid State Circuits, 34 (8): 1056-1062 (1999)An Inexpensive Automatic Test System for Remote Supervision of Repeatered Lines., and . IEEE Trans. Commun., 28 (7): 1099-1102 (1980)Self-Calibration Technique for Pipe-Lined Algorithmic ADC.. ISCAS, page 696-699. IEEE, (1995)Background calibration of operational amplifier gain error in pipelined A/D converters., and . IEEE Trans. Circuits Syst. II Express Briefs, 50 (9): 631-634 (2003)Design of Low Power Digital Phase Lock Loops., and . SoCC, page 325-326. IEEE, (2006)Correction of operational amplifier gain error in pipelined A/D converters., and . ISCAS (1), page 568-571. IEEE, (2001)A goodness-of-fit test for overdispersed binomial (or multinomial) models, , and . Journal of Statistical Planning and Inference, 138 (5): 1459--1471 (May 1, 2008)Density estimation using entropy maximization for semi-continuous data., , , and . Digit. Signal Process., (2021)Design and Implementation of a Novel Control Architecture by Combining H∞ and sliding Mode Schemes for a Boost Converter., , and . J. Circuits Syst. Comput., (2013)