( en | de | ru )

 

Disambiguation of "Satpathy, Sudhir"

Author of the publication

copydeleteadd this publication to your clipboard
µRNG: A 300-950 mV, 323 Gbps/W All-Digital Full-Entropy True Random Number Generator in 14 nm FinFET CMOS.

, , , , , , , , , , and . IEEE J. Solid State Circuits, 51 (7): 1695-1704 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudhir Singh

Sudhir Bhiwapurkar

Sudhir Kumar

Sudhir Bhiwapurkar

Sudhir Bhiwapurkar

 

Other publications of authors with the same name

µRNG: A 300-950 mV, 323 Gbps/W All-Digital Full-Entropy True Random Number Generator in 14 nm FinFET CMOS., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 51 (7): 1695-1704 (2016)Swizzle-Switch Networks for Many-Core Systems., , , , , , , , , and 2 other author(s). IEEE J. Emerg. Sel. Topics Circuits Syst., 2 (2): 278-294 (2012)A 4.5Tb/s 3.4Tb/s/W 64×64 switch fabric with self-updating least-recently-granted priority and quality-of-service arbitration in 45nm CMOS., , , , , , , and . ISSCC, page 478-480. IEEE, (2012)Centip3De: A 64-core, 3D stacked, near-threshold system., , , , , , , , , and 5 other author(s). Hot Chips Symposium, page 1-30. IEEE, (2012)Swizzle Switch: A self-arbitrating high-radix crossbar for NoC systems., , , , , , , , , and 2 other author(s). Hot Chips Symposium, page 1-44. IEEE, (2012)An All-Digital Unified Static/Dynamic Entropy Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction for Secure Privacy-Preserving Mutual Authentication in IoT Mote Platforms., , , , , , , , and . VLSI Circuits, page 169-170. IEEE, (2018)A 435MHz, 2.5Mbps/W Side-Channel-Attack Resistant Crypto-Processor for Secure RSA-4K Public-Key Encryption in 14nm CMOS., , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)250mV-950mV 1.1Tbps/W double-affine mapped Sbox based composite-field SMS4 encrypt/decrypt accelerator in 14nm tri-gate CMOS., , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)A 280mV 3.1pJ/code Huffman Decoder for DEFLATE Decompression Featuring Opportunistic Code Skip and 3-way Symbol Generation in 14nm Tri-gate CMOS., , , , , , , , , and . A-SSCC, page 263-266. IEEE, (2018)A standard cell compatible bidirectional repeater with thyristor assist., , and . VLSIC, page 174-175. IEEE, (2012)