Author of the publication

SAT-Based Fault Equivalence Checking in Functional Safety Verification.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3198-3205 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters., , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (8): 2234-2247 (2017)An Efficient Two-Phase ILP-Based Algorithm for Precise CMOS RFIC Layout Generation., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (8): 1313-1326 (2017)Achieving Analog Layout Integrity through Learning and Migration Invited Talk., , , , , , and . ICCAD, page 55:1-55:8. IEEE, (2020)Automatic Analog Schematic Diagram Generation based on Building Block Classification and Reinforcement Learning., and . MLCAD, page 43-48. ACM / IEEE, (2022)Thermal-driven analog placement considering device matching., , , and . DAC, page 593-598. ACM, (2009)Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing., , , , , , and . DAC, page 101:1-101:6. ACM, (2016)Late Breaking Results: Pole-aware Analog Placement Considering Monotonic Current Flow and Crossing-Wire Minimization., , and . DAC, page 1-2. IEEE, (2020)Classifying Analog and Digital Circuits with Machine Learning Techniques Toward Mixed-Signal Design Automation., , , and . SMACD, page 173-176. IEEE, (2018)Overview of 2019 CAD Contest at ICCAD., , , and . ICCAD, page 1-2. ACM, (2019)Analog Placement Based on Novel Symmetry-Island Formulation., and . DAC, page 465-470. IEEE, (2007)