Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops.

Y. Wang, Y. Liu, S. Li, D. Zhang, B. Zhao, M. Chiang, Y. Yan, B. Sai, and H. Yang. ESSCIRC, page 149-152. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Li Li

Other publications of authors with the same name

In-memory multiplication engine with SOT-MRAM based stochastic computing.X. Ma, L. Chang, S. Li, L. Deng, Y. Ding, and Y. Xie. CoRR, (2018)NNBench-X: A Benchmarking Methodology for Neural Network Accelerator Designs.X. Xie, X. Hu, P. Gu, S. Li, Y. Ji, and Y. Xie. ACM Trans. Archit. Code Optim., 17 (4): 31:1-31:25 (2020)NEST: DIMM based Near-Data-Processing Accelerator for K-mer Counting.W. Huangfu, K. Malladi, S. Li, P. Gu, and Y. Xie. ICCAD, page 28:1-28:9. IEEE, (2020)CNNWire: Boosting Convolutional Neural Network with Winograd on ReRAM based Accelerators.J. Lin, S. Li, X. Hu, L. Deng, and Y. Xie. ACM Great Lakes Symposium on VLSI, page 283-286. ACM, (2019)Hyperscale FPGA-as-a-service architecture for large-scale distributed graph neural network.S. Li, D. Niu, Y. Wang, W. Han, Z. Zhang, T. Guan, Y. Guan, H. Liu, L. Huang, Z. Du and 4 other author(s). ISCA, page 946-961. ACM, (2022)AERIS: area/energy-efficient 1T2R ReRAM based processing-in-memory neural network system-on-a-chip.J. Yue, Y. Liu, F. Su, S. Li, Z. Yuan, Z. Wang, W. Sun, X. Li, and H. Yang. ASP-DAC, page 146-151. ACM, (2019)Architecture exploration for ambient energy harvesting nonvolatile processors.K. Ma, Y. Zheng, S. Li, K. Swaminathan, X. Li, Y. Liu, J. Sampson, Y. Xie, and V. Narayanan. HPCA, page 526-537. IEEE Computer Society, (2015)SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator.S. Li, A. Glova, X. Hu, P. Gu, D. Niu, K. Malladi, H. Zheng, B. Brennan, and Y. Xie. MICRO, page 696-709. IEEE Computer Society, (2018)Balancing Memory Accesses for Energy-Efficient Graph Analytics Accelerators.M. Yan, X. Hu, S. Li, I. Akgun, H. Li, X. Ma, L. Deng, X. Ye, Z. Zhang, D. Fan and 1 other author(s). ISLPED, page 1-6. IEEE, (2019)A C2RTL Framework Supporting Partition, Parallelization, and FIFO Sizing for Streaming Applications.D. Zhang, S. Li, Y. Liu, X. Hu, X. He, Y. Zhang, P. Zhang, and H. Yang. ACM Trans. Design Autom. Electr. Syst., 21 (2): 19:1-19:32 (2016)

BibSonomy

Disambiguation of "Li, Shuangchen"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops.

Please choose a person to relate this publication to

Li Li

Li Li

Li Li

Li Li

Li Li

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Li, Shuangchen"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops.

Please choose a person to relate this publication to

Li Li

Li Li

Li Li

Li Li

Li Li

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops.