Author of the publication

A novel CMOS compatible embedded nonvolatile memory with zero process adder.

, , , , and . MTDT, page 9-12. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Phase-change random access memory: A scalable technology., , , , , , , , , and 1 other author(s). IBM J. Res. Dev., 52 (4-5): 465-480 (2008)Recent Progress in Phase-Change Memory Technology., , , , , , , , , and 2 other author(s). IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (2): 146-162 (2016)A 256-Mcell Phase-Change Memory Chip Operating at 2+ Bit/Cell., , , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (6): 1521-1533 (2013)A half-micron CMOS logic generation., , , , , , , , , and 14 other author(s). IBM J. Res. Dev., 39 (1-2): 215-228 (1995)Multilevel phase-change memory., , , , , , and . ICECS, page 1017-1020. IEEE, (2010)Programming algorithms for multilevel phase-change memory., , , , , , and . ISCAS, page 329-332. IEEE, (2011)A novel CMOS compatible embedded nonvolatile memory with zero process adder., , , , and . MTDT, page 9-12. IEEE Computer Society, (2005)Ultralow-power SRAM technology., , , , , , , , , and 12 other author(s). IBM J. Res. Dev., 47 (5-6): 553-566 (2003)Nanoscale electronic synapses using phase change devices., , , , , , , , , and 5 other author(s). JETC, 9 (2): 12:1-12:20 (2013)Transition-metal-oxide-based resistance-change memories., , , , , , , , , and 5 other author(s). IBM J. Res. Dev., 52 (4-5): 481-492 (2008)