Author of the publication

Post-layout optimization of power and timing for ECL LSIs.

, , and . ED&TC, page 167-172. IEEE Computer Society, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI's., and . DAC, page 177-181. ACM Press, (1994)A vision sensor with background subtraction processor using mixed analog-digital architecture., and . APCCAS, page 65-68. IEEE, (2008)An FPGA Implementation of Multi-stream Tracking Hardware using 2D SIMD Array (Abstract Only)., , , and . FPGA, page 268. ACM, (2015)A multistage dataflow implementation of a Deep Convolutional Neural Network based on FPGA for high-speed object recognition., , , and . SSIAI, page 165-168. IEEE Computer Society, (2016)A new concept of real-time security camera monitoring with privacy protection by masking moving objects., , and . Real-Time Image Processing, volume 6063 of SPIE Proceedings, page 60630L. SPIE, (2006)An improved camera identification method based on the texture complexity and the image restoration., and . ICHIT, volume 321 of ACM International Conference Proceeding Series, page 171-175. ACM, (2009)A New Concept of Security Camera Monitoring with Privacy Protection by Masking Moving Objects., , and . PCM (1), volume 3767 of Lecture Notes in Computer Science, page 831-842. Springer, (2005)A New Method for Moving Object Extraction and Tracking Based on the Exclusive Block Matching., , and . PSIVT, volume 5414 of Lecture Notes in Computer Science, page 249-260. Springer, (2009)Collaborative patrol planning of mobile surveillance cameras for perfect observation of moving objects., and . ICME, page 1-6. IEEE Computer Society, (2013)An FPGA implementation of 3D numerical simulations on a 2D SIMD array processor., , , and . ISCAS, page 938-941. IEEE, (2015)