( en | de | ru )

 

Disambiguation of "Perlmutter, Steve I."

Author of the publication

copydeleteadd this publication to your clipboard
A 0.0023 mm2/ch. Delta-Encoded, Time-Division Multiplexed Mixed-Signal ECoG Recording Architecture With Stimulus Artifact Suppression.

, , , , , and . IEEE Trans. Biomed. Circuits Syst., 14 (2): 319-331 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Erwin Perlmutter

Samuel Perlmutter

Nikolaus Perlmutter

Steve Völler

Steve Tonah

 

Other publications of authors with the same name

A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS., , , , , , and . IEEE J. Solid State Circuits, 55 (7): 1749-1761 (2020)High-voltage compliant, capacitive-load invariant neural stimulation electronics compatible with standard bulk-CMOS integration., , , and . BioCAS, page 260-263. IEEE, (2014)Inferring Cortical Connectivity From ECoG Signals Using Graph Signal Processing., , , , , , and . IEEE Access, (2019)A high-voltage compliant, electrode-invariant neural stimulator front-end in 65nm bulk-CMOS., , , , and . ESSCIRC, page 229-232. IEEE, (2016)A 0.0023 mm2/ch. Delta-Encoded, Time-Division Multiplexed Mixed-Signal ECoG Recording Architecture With Stimulus Artifact Suppression., , , , , and . IEEE Trans. Biomed. Circuits Syst., 14 (2): 319-331 (2020)A Bidirectional Brain Computer Interface with 64-Channel Recording, Resonant Stimulation and Artifact Suppression in Standard 65nm CMOS., , , , , and . ESSCIRC, page 77-80. IEEE, (2019)A 46-channel Vector Stimulator with 50mV Worst-Case Common-Mode Artifact for Low-Latency Adaptive Closed-Loop Neuromodulation., , , , , , , , , and . CICC, page 1-2. IEEE, (2021)