Author of the publication

A Method for Trading off Test Time, Area and Fault Coverage in Datapath BIST Synthesis.

, , and . J. Electron. Test., 17 (3-4): 331-339 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Understanding and Improving Interpolation in Autoencoders via an Adversarial Regularizer., , , and . ICLR (Poster), OpenReview.net, (2019)Combinational techniques for sequential equivalence checking., , , and . FMCAD, page 145-149. IEEE, (2010)BEGAN: Boundary Equilibrium Generative Adversarial Networks., , and . CoRR, (2017)Understanding and Improving Interpolation in Autoencoders via an Adversarial Regularizer., , , and . CoRR, (2018)BISTing Datapaths under Heterogeneous Test Schemes., , and . J. Electron. Test., 14 (1-2): 115-123 (1999)ReMixMatch: Semi-Supervised Learning with Distribution Alignment and Augmentation Anchoring., , , , , , and . CoRR, (2019)High Accuracy and High Fidelity Extraction of Neural Networks., , , , and . USENIX Security Symposium, page 1345-1362. USENIX Association, (2020)AdaMatch: A Unified Approach to Semi-Supervised Learning and Domain Adaptation., , , , and . ICLR, OpenReview.net, (2022)FixMatch: Simplifying Semi-Supervised Learning with Consistency and Confidence., , , , , , , , and . NeurIPS, (2020)BISTing data paths at behavioral level., , and . ITC, page 672-680. IEEE Computer Society, (2000)