Author of the publication

Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation.

, , , and . DAC, page 59:1-59:6. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration., , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (12): 2781-2794 (2018)A Camera with Brain - Embedding Machine Learning in 3D Sensors., , , , , , , , and . DATE, page 680-685. IEEE, (2019)Edge-Host Partitioning of Deep Neural Networks with Feature Space Encoding for Resource-Constrained Internet-of-Things Platforms., , , and . AVSS, page 1-6. IEEE, (2018)NeuroTrainer: An Intelligent Memory Module for Deep Learning Training., , , and . CoRR, (2017)Behavioral modeling of timing slack variation in digital circuits due to power supply noise., and . DATE, page 281-284. IEEE, (2016)On-chip training of recurrent neural networks with limited numerical precision., , , and . IJCNN, page 3716-3723. IEEE, (2017)An ethernet switch architecture for bandwidth provision of broadband access networks., , , , , , , , and . IEEE Communications Magazine, 46 (4): 160-167 (2008)A Universal Modular Hybrid LDO With Fast Load Transient Response and Programmable PSRR in 14-nm CMOS Featuring Dynamic Clamp Strength Tuning., , , , , , , , and . IEEE J. Solid State Circuits, 56 (8): 2402-2415 (2021)Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation., , and . DATE, page 1504-1509. IEEE, (2017)An Energy-Quality Scalable Wireless Image Sensor Node for Object-Based Video Surveillance., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (3): 591-602 (2018)