( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A low-EMI four-bit four-wire single-ended DRAM interface by using a three-level balanced coding scheme.

, , , , , , , , , , , и . VLSI Circuits, стр. 1-2. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

June Park

Hong-June Kuo

Hong-Yang Park

Hong-Suck Park

Joo-Hong Park

 

Другие публикации лиц с тем же именем

A 10-bit 25-MS/s 1.25-mW Pipelined ADC With a Semidigital Gm-Based Amplifier., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (3): 142-146 (2013)A QDR-Based 6-GB/s Parallel Transceiver With Current-Regulated Voltage-Mode Output Driver and Byte CDR for Memory Interface., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (2): 91-95 (2013)5-Gb/s Peak Detector Using a Current Comparator and a Three-State Charge Pump., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (5): 269-273 (2011)A Coefficient-Error-Robust Feed-Forward Equalizing Transmitter for Eye-Variation and Power Improvement., , , , , и . IEEE J. Solid State Circuits, 51 (8): 1902-1914 (2016)A charge conserving non-quasi-state (NQS) MOSFET model for SPICE transient analysis., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (5): 629-642 (1991)A three-data differential signaling over four conductors with pre-emphasis and equalization: a CMOS current mode implementation., , и . IEEE J. Solid State Circuits, 41 (3): 633-641 (2006)A 650Mb/s-to-8Gb/s referenceless CDR circuit with automatic acquisition of data rate., , , , , и . ISSCC, стр. 184-185. IEEE, (2009)A 3.2Gb/s 8b Single-Ended Integrating DFE RX for 2-Drop DRAM Interface with Internal Reference Voltage and Digital Calibration., , , , , и . ISSCC, стр. 112-113. IEEE, (2008)An 8GB/s quad-skew-cancelling parallel transceiver in 90nm CMOS for high-speed DRAM interface., , , , , , , и . ISSCC, стр. 136-138. IEEE, (2012)5.5 A quadrature relaxation oscillator with a process-induced frequency-error compensation loop., , , , и . ISSCC, стр. 94-95. IEEE, (2017)