Author of the publication

HMMSim: a simulator for hardware-software co-design of hybrid main memory.

, , , and . NVMSA, page 1-6. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Artifact Evaluation: Is It a Real Incentive?, and . eScience, page 488-489. IEEE Computer Society, (2017)Exploring the interplay of yield, area, and performance in processor caches., , and . ICCD, page 216-223. IEEE, (2007)Short Courses in System-on-a-Chip (SoC) Design., , , , , , and . MSE, page 126-127. IEEE Computer Society, (2003)Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multi-Processor Real-Time Systems., , and . RTSS, page 84-94. IEEE Computer Society, (2001)LLS: Cooperative integration of wear-leveling and salvaging for PCM main memory., , , , and . DSN, page 221-232. IEEE Compute Society, (2011)A Speculative Trace Reuse Architecture with Reduced Hardware Requirements., , , , and . SBAC-PAD, page 47-54. IEEE Computer Society, (2006)The Limits of Speculative Trace Reuse on Deeply Pipelined Processors., , , , and . SBAC-PAD, page 36-45. IEEE Computer Society, (2003)Analyzing the impact of useless write-backs on the endurance and energy consumption of PCM main memory., , , , and . ISPASS, page 56-65. IEEE Computer Society, (2011)Running a Java VM inside an operating system kernel., , and . VEE, page 161-170. ACM, (2008)Bit mapping for balanced PCM cell programming., , , , and . ISCA, page 428-439. ACM, (2013)