Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Efficient passive energy harvesters at 950 MHz and 2.45 GHz for 100 μW applications in 65 nm CMOS.

P. Haddad, J. Raskin, and D. Flandre. ICECS, page 508-511. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jaap Denissen

Wladimir Denisow

Alexander Arnold Denisiuk

Natalja Denisjuk

Marina Denisova

Other publications of authors with the same name

Robustness-aware sleep transistor engineering for power-gated nanometer subthreshold circuits.D. Bol, C. Hocquet, D. Flandre, and J. Legat. ISCAS, page 1484-1487. IEEE, (2010)Analysis and Design of RF Energy-Harvesting Systems With Impedance-Aware Rectifier Sizing.P. Xu, D. Flandre, and D. Bol. IEEE Trans. Circuits Syst. II Express Briefs, 70 (2): 361-365 (February 2023)A 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/$^\circ$C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI.M. Lefebvre, D. Flandre, and D. Bol. CoRR, (2023)DNA electrical detection based on inductor resonance frequency in standard CMOS technology.G. Laurent, L. Hagelsieb, D. Lederer, P. Lobert, D. Flandre, J. Remacle, and J. Raskin. ESSCIRC, page 337-340. IEEE, (2003)Glitch-induced within-die variations of dynamic energy in voltage-scaled nano-CMOS circuits.D. Kamel, C. Hocquet, F. Standaert, D. Flandre, and D. Bol. ESSCIRC, page 518-521. IEEE, (2010)Design of Operational Transconductance Amplifiers with Improved Gain by Using Graded-Channel SOI nMOSFETs.S. Gimenez, M. Pavanello, J. Martino, S. Adriaensen, and D. Flandre. SBCCI, page 26-. IEEE Computer Society, (2003)Operational Amplifier Power Optimization for a Given Total (Slewing plus Linear) Settling Time.F. Silveira, and D. Flandre. SBCCI, page 247-253. IEEE Computer Society, (2002)Scaling Trends of the AES S-box Low Power Consumption in 130 and 65 nm CMOS Technology Nodes.D. Kamel, F. Standaert, and D. Flandre. ISCAS, page 1385-1388. IEEE, (2009)Low-power half-rate dual-loop clock-recovery system in 28-nm FDSOI.C. Gimeno, D. Flandre, and D. Bol. LASCAS, page 1-4. IEEE, (2018)Investigation of Low-Power Low-Voltage Circuit Techniques for a Hybrid Full-Adder Cell.I. Hassoune, A. Nève, J. Legat, and D. Flandre. PATMOS, volume 3254 of Lecture Notes in Computer Science, page 189-197. Springer, (2004)

BibSonomy

Disambiguation of "Flandre, Denis"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Efficient passive energy harvesters at 950 MHz and 2.45 GHz for 100 μW applications in 65 nm CMOS.

Please choose a person to relate this publication to

Jaap Denissen

Wladimir Denisow

Alexander Arnold Denisiuk

Natalja Denisjuk

Marina Denisova

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Flandre, Denis"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Efficient passive energy harvesters at 950 MHz and 2.45 GHz for 100 μW applications in 65 nm CMOS.

Please choose a person to relate this publication to

Jaap Denissen

Wladimir Denisow

Alexander Arnold Denisiuk

Natalja Denisjuk

Marina Denisova

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Efficient passive energy harvesters at 950 MHz and 2.45 GHz for 100 μW applications in 65 nm CMOS.