( en | de | ru )

 

Disambiguation of "Elwakil, Ahmed S."

Author of the publication

copydeleteadd this publication to your clipboard
Chaotic Flower Pollination and Grey Wolf Algorithms for parameter extraction of bio-impedance models.

, , , , , and . Appl. Soft Comput., (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ahmed Fattah Ahmed Ahmed

Ejaz Ahmed

Yasar Luqman Ahmed

Sayed Tawfik Ahmed

Ahmed Moustafa Mohammed Ahmed

 

Other publications of authors with the same name

A Generic Model for Voltage-controlled Second-order Rc Sinusoidal Oscillators.. Journal of Circuits, Systems, and Computers, 14 (2): 297-306 (2005)Experimental Validation of Pseudo True Random Number Generation and Synchronization using Nested Linear Chaotic Maps based on TMS320C6416., , and . PECCS, page 145-150. SciTePress, (2011)Partial fraction expansion-based realizations of fractional-order differentiators and integrators using active filters., , , , and . I. J. Circuit Theory and Applications, 47 (4): 513-531 (2019)FPGA Realizations of Chaotic Epidemic and Disease Models Including Covid-19., , , , , , , and . IEEE Access, (2021)Non-Integer Order Generalized Filters Designs., , , and . IEEE Access, (2023)Time-Frequency Design of a Multi-Sine Excitation With Random Phase and Controllable Amplitude for (Bio) Impedance Measurements., , and . IEEE Access, (2022)FPGA implementation of a chaotic oscillator with odd/even symmetry and its application., , , , , , and . Integr., (2020)Chaos in Inter-State-Controlled RLC Networks., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 71 (1): 470-474 (January 2024)Wideband third-order single-transistor all-pass filter., , , and . Int. J. Circuit Theory Appl., 48 (7): 1201-1208 (2020)Double Exponent Fractional-Order Filters: Approximation Methods and Realization., , and . Circuits Syst. Signal Process., 40 (2): 993-1004 (2021)