( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Wakeup Scheduling in MTCMOS Circuits Using Successive Relaxation to Minimize Ground Bounce.

, , и . J. Low Power Electron., 3 (1): 28-35 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

David Tse-chien Pan

Z Taufig

Xiaoqing Pan

Petra Pan

Weiqing Pan

 

Другие публикации лиц с тем же именем

PASAP: power aware structured ASIC placement., и . ISLPED, стр. 395-400. ACM, (2010)On stress aware active area sizing, gate sizing, and repeater insertion., и . ISPD, стр. 35-42. ACM, (2009)AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection., , , и . DAC, стр. 795-800. ACM, (2011)High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths., , , и . DAC, стр. 161:1-161:6. ACM, (2015)ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction., , , и . DAC, стр. 504-509. ACM, (2008)Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis., , , , и . DAC, стр. 148-153. IEEE, (2007)Editorial: ACM Transactions on Design Automation of Electronics Systems and Beyond., , и . ACM Trans. Design Autom. Electr. Syst., 20 (1): 1:1-1:2 (2014)BoxRouter 2.0: A hybrid and robust global router with layer assignment for routability., , , и . ACM Trans. Design Autom. Electr. Syst., 14 (2): 32:1-32:21 (2009)On the Approximation Resiliency of Logic Locking and IC Camouflaging Schemes., , , , и . IEEE Trans. Inf. Forensics Secur., 14 (2): 347-359 (2019)OSFA: A New Paradigm of Aging Aware Gate-Sizing for Power/Performance Optimizations Under Multiple Operating Conditions., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (10): 1618-1629 (2016)