Author of the publication

Design Exploration and HW/SW Rapid Prototyping for Real-Time System Design.

, , and . IEEE International Workshop on Rapid System Prototyping, page 240-243. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An efficient algorithm for custom instruction enumeration., and . ACM Great Lakes Symposium on VLSI, page 187-192. ACM, (2011)A formal method for hardware IP design and integration under I/O and timing constraints., , , , and . ACM Trans. Embed. Comput. Syst., 5 (1): 29-53 (2006)Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis., , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (11): 1454-1464 (2008)Algorithms with improved delay for enumerating connected induced subgraphs of a large cardinality., , and . Inf. Process. Lett., (January 2024)An algorithm with improved delay for enumerating connected induced subgraphs of a large cardinality., , and . CoRR, (2021)Energy-Aware Partial-Duplication Task Mapping Under Real-Time and Reliability Constraints., , , and . SAMOS, volume 12471 of Lecture Notes in Computer Science, page 213-227. Springer, (2020)Architectural Synthesis with Interconnection Cost Control., , and . VLSI, volume 162 of IFIP Conference Proceedings, page 509-520. Kluwer, (1999)Synthèse architecturale d'applications temps réel pour technologies submicroniques., , and . Technique et Science Informatiques, 23 (1): 35-66 (2004)Place Reservation technique for online task placement on a multi-context heterogeneous reconfigurable architecture., , and . ReConFig, page 1-6. IEEE, (2014)Orcc's compa-backend demonstration., , , , , , , , and . DASIP, page 1-2. IEEE, (2014)