( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 1-GHz low-power transposition memory using new pulse-clocked D flip-flops.

, , и . ISCAS, стр. 665-668. IEEE, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jing-Shyan Lin

Jinn-Rong Lee

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylation. Uni Marburg, (2009)

Sha Wang

 

Другие публикации лиц с тем же именем

High-Speed and Low-Power Design Techniques for TCAM Macros., , и . IEEE J. Solid State Circuits, 43 (2): 530-540 (2008)Design of Subthreshold SRAMs for Energy-Efficient Quality-Scalable Video Applications., , , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (2): 183-192 (2011)Variable-length VLIW encoding for code size reduction in embedded processors., , , , , и . SoCC, стр. 296-299. IEEE, (2016)A 16 nm 140 TOPS/W 5 μJ/Inference Keyword Spotting Engine Based on 1D-BCNN., , , , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 70 (12): 4564-4568 (декабря 2023)Low-power fixed-width array multipliers., , и . ISLPED, стр. 307-312. ACM, (2004)Charge-sharing alleviation and detection for CMOS domino circuits., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (2): 266-280 (2001)A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications., , , , , , , и . IEEE J. Solid State Circuits, 42 (1): 170-182 (2007)Design of a 3-V 300-MHz low-power 8-b×8-b pipelined multiplier using pulse-triggered TSPC flip-flops., , и . IEEE J. Solid State Circuits, 35 (4): 583-592 (2000)Low-voltage pulsewidth control loops for SOC applications., и . IEEE J. Solid State Circuits, 37 (10): 1348-1351 (2002)Low power fixed-latency DSP accelerator with autonomous minimum energy tracking (AMET)., , , , , , , , , и . Hot Chips Symposium, стр. 1. IEEE, (2014)