Author of the publication

A 4.1 GHz Dual Modulus Prescaler Using the E-TSPC Technique and Double Data Throughput Structures.

, , and . ISCAS, page 1895-1898. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution., , , , and . IEEE J. Solid State Circuits, 29 (3): 340-349 (March 1994)Time-interleaved pipeline ADC design: a reconfigurable approach supported by optimization., and . SBCCI, page 17-22. ACM, (2011)A Monolithic 32-Channel Front End and DSP ASIC for Gaseous Detectors., , , , , , , , , and 4 other author(s). IEEE Trans. Instrum. Meas., 69 (6): 2686-2697 (2020)Experimental evaluation of a Software-Defined Radio through a Breast Phantom aiming at Microwave Medical Imaging., , , , and . Microprocess. Microsystems, (November 2021)A 10.9-μW/pole 0.4-V active-RC complex BPF for Bluetooth low energy RF receivers., and . LASCAS, page 1-4. IEEE, (2018)Analysis of the effects of coupling through substrate and the calculus of the Q factor., , , , and . LASCAS, page 1-4. IEEE, (2013)Low Noise Broadband Amplifier for Breast Cancer System., and . SBCCI, page 1-5. IEEE, (2022)DPA insensitive voltage regulator for contact smart cards., , and . SBCCI, page 1-4. IEEE, (2012)CMOS Tapered Buffer Design for Small Width Clock/Data Signal Propagation., and . Great Lakes Symposium on VLSI, page 89-94. IEEE Computer Society, (1998)Current mode 1.2-Gbps SLVS transceiver for readout front-end ASIC., , , , and . ISCAS, page 1-4. IEEE, (2017)