( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Voltage Stacked Design of a Microcontroller for Near/Sub-threshold Operation.

, , , , и . SoCC, стр. 370-375. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kamlesh Shroff

Kamlesh Kumar

Kamlesh Kumar

Kamlesh Jain

Arunoday Singh

 

Другие публикации лиц с тем же именем

Twenty Years of Near/Sub-Threshold Design Trends and Enablement., и . IEEE Trans. Circuits Syst. II Express Briefs, 68 (1): 5-11 (2021)A 380 fW Leakage Data Retention Flip-Flop for Short Sleep Periods., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 70 (7): 2650-2654 (июля 2023)Low power latch based design with smart retiming., , , , и . ISQED, стр. 329-334. IEEE, (2018)Voltage Stacked Design of a Microcontroller for Near/Sub-threshold Operation., , , , и . SoCC, стр. 370-375. IEEE, (2019)Converter-Free Power Delivery Using Voltage Stacking for Near/Subthreshold Operation., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (6): 1039-1051 (2021)A Low Power Fully-Digital Multi-Level Voltage Monitor Operating in a Wide Voltage Range for Energy Harvesting IoT., , , , и . ISQED, стр. 13-18. IEEE, (2021)BrainWave: an energy-efficient EEG monitoring system - evaluation and trade-offs., , , и . ISLPED, стр. 181-186. ACM, (2020)Multi-Level Optimization of an Ultra-Low Power BrainWave System for Non-Convulsive Seizure Detection., , , , , и . IEEE Trans. Biomed. Circuits Syst., 15 (5): 1107-1121 (2021)Standard Cell based Memory Compiler for Near/Sub-threshold Operation., , и . ICECS, стр. 1-4. IEEE, (2020)Multi-Bit Pulsed-Latch Based Low Power Synchronous Circuit Design., , , , и . ISCAS, стр. 1-5. IEEE, (2018)