Author of the publication

Reversible Pebble Games for Reducing Qubits in Hierarchical Quantum Circuit Synthesis.

, , , , and . ISMVL, page 102-107. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An integrated platform for differential electrochemical and ISFET sensing., , , and . ISCAS, page 2875-2878. IEEE, (2016)Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms., , , , and . DAC, page 247-252. ACM Press, (1999)A Sound and Complete Axiomatization of Majority-n Logic., , , and . IEEE Trans. Computers, 65 (9): 2889-2895 (2016)Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting., , , , , and . IEEE Trans. Computers, 48 (8): 769-779 (1999)Memristor-based devices for sensing., , , , and . ISCAS, page 2257-2260. IEEE, (2014)Characterization of memristive Poly-Si Nanowires via empirical physical modelling., , , , and . ISCAS, page 1675-1678. IEEE, (2010)Design aspects of carry lookahead adders with vertically-stacked nanowire transistors., , , and . ISCAS, page 1715-1718. IEEE, (2010)Synthesis of low-power selectively-clocked systems from high-level specification., and . ACM Trans. Design Autom. Electr. Syst., 5 (3): 311-321 (2000)A Full-Capacity Local RoutingArchitecture for FPGAs (Abstract Only)., , and . FPGA, page 281. ACM, (2016)A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication., , , , and . VLSI-SoC (Selected Papers), volume 313 of IFIP Advances in Information and Communication Technology, page 232-250. Springer, (2008)