Author of the publication

High-performance low-power sensing scheme for nanoscale SRAMs.

, and . IET Comput. Digit. Tech., 6 (6): 406-413 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A CAD Tool for Scalable, Variable Architecture Floating-Point Adder Generator.. AICCSA, page 74-79. IEEE Computer Society, (2006)Activity management in battery-powered embedded systems: A case study of ZigBee® WSN., , and . ICECS, page 727-731. IEEE, (2011)Dual-edge triggered energy recovery DCCER flip-flop for low energy applications., , and . ECCTD, page 57-60. IEEE, (2009)A CAD tool for first hand CMOS circuit selection., , and . ICECS, page 165-168. IEEE, (2000)Dynamic CMOS noise immunity estimation in submicron regime., and . ISCAS (1), page 529-532. IEEE, (1999)Dual-edge triggered sense amplifier flip-flop for resonant clock distribution networks., , and . IET Comput. Digit. Tech., 4 (6): 499-514 (2010)High-performance low-power sensing scheme for nanoscale SRAMs., and . IET Comput. Digit. Tech., 6 (6): 406-413 (2012)Low power floating point MAFs-a comparative study., , , and . ISSPA, page 284-287. IEEE, (2001)Depth perception using blurring and its application in VLSI wafer probing., , , and . Mach. Vis. Appl., 5 (1): 35-45 (1991)Design Intelligence for Interconnection Realization in Power-Managed SoCs., , and . Computational Intelligence in Digital and Network Designs and Applications, Springer, (2015)