Author of the publication

A Holistic Approach to Designing Energy-Efficient Cluster Interconnects.

, , , , , , and . IEEE Trans. Computers, 54 (6): 660-671 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Distributed Multi-Point Network Interface for Low-Latency, Deadlock-Free On-Chip Interconnects., , , , and . Nano-Net, page 1-6. IEEE, (2006)CASH: compiler assisted hardware design for improving DRAM energy efficiency in CNN inference., , , , , and . MEMSYS, page 396-407. ACM, (2019)Leveraging value locality for efficient design of a hybrid cache in multicore processors., , , and . ICCAD, page 1-8. IEEE, (2017)Providing fairness in DiffServ architecture., , , and . GLOBECOM, page 1435-1439. IEEE, (2002)A quadtree communication structure for fast data searching and distribution., , and . COMPSAC, page 316-323. IEEE, (1988)Cache invalidation strategies for Internet-based vehicular ad hoc networks., , and . Comput. Commun., 35 (3): 380-391 (2012)A Lazy Scheduling Scheme for Hypercube Computers., , and . J. Parallel Distributed Comput., 27 (1): 26-37 (1995)Fifer: Tackling Underutilization in the Serverless Era., , , , and . CoRR, (2020)Evaluation of a Parallel Branch-and-Bound Algorithm on a Class of Multiprocessors., and . IEEE Trans. Parallel Distributed Syst., 5 (1): 74-86 (1994)Performance Analysis of Finite-Buffered Asynchronous Multistage Interconnection Networks., and . IEEE Trans. Parallel Distributed Syst., 7 (1): 18-25 (1996)