Author of the publication

FPGA-Based Reduction Techniques for Efficient Deep Neural Network Deployment.

, and . FCCM, page 200. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Mohsenin, Tinoosh
add a person with the name Mohsenin, Tinoosh
 

Other publications of authors with the same name

Minimizing Classification Energy of Binarized Neural Network Inference for Wearable Devices., , , , and . ISQED, page 259-264. IEEE, (2019)2SMaRT: A Two-Stage Machine Learning-Based Approach for Run-Time Specialized Hardware-Assisted Malware Detection., , , , , , and . DATE, page 728-733. IEEE, (2019)Big vs little core for energy-efficient Hadoop computing., , , , and . DATE, page 1480-1485. IEEE, (2017)An embedded FPGA accelerator for a stand-alone dual-mode assistive device., , and . BioCAS, page 1-4. IEEE, (2017)A Low-Power Wearable Stand-Alone Tongue Drive System for People With Severe Disabilities., , , and . IEEE Trans. Biomed. Circuits Syst., 12 (1): 58-67 (2018)A many-core platform implemented for multi-channel seizure detection., , and . ISCAS, page 564-567. IEEE, (2012)Deep Belief Networks used on High Resolution Multichannel Electroencephalography Data for Seizure Detection., , , and . CoRR, (2017)Guest Editorial Cross-Layer Designs, Methodologies, and Systems to Enable Micro AI for On-Device Intelligence., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 11 (4): 527-531 (2021)A Hardware Accelerator for Language-Guided Reinforcement Learning., , , , , and . IEEE Des. Test, 39 (3): 37-44 (2022)Cyclic Sparsely Connected Architectures for Compact Deep Convolutional Neural Networks., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (10): 1757-1770 (2021)