( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
DARPA's HPCS Program- History, Models, Tools, Languages.

, , , , , , , , , , , , , , , , и . Adv. Comput., (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Chris McMahon

Jessin Janice

Janice Stargardt

Janice Markey

Janice Mrozinski

 

Другие публикации лиц с тем же именем

DARPA's HPCS Program- History, Models, Tools, Languages., , , , , , , , , и 7 other автор(ы). Adv. Comput., (2008)Exploring Parallel Bitonic Sort on a Migratory Thread Architecture., , , и . HPEC, стр. 1-7. IEEE, (2018)Performance Strategies for Parallel Bitonic Sort on a Migratory Thread Architecture., , и . HPEC, стр. 1-7. IEEE, (2020)Highly Scalable Near Memory Processing with Migrating Threads on the Emu System Architecture., , , , , , , , , и 7 other автор(ы). IA3@SC, стр. 2-9. IEEE Computer Society, (2016)A Voltage and Resource Synthesis Technique for Energy-Aware Real-time Systems., , , и . RTCSA, стр. 20-27. IEEE Computer Society, (2007)Initial Explorations of Sparse Matrix-Vector Multiplication on EMU's Migratory Memory Side Processing., , , и . IEEE BigData, стр. 2483-2490. IEEE, (2018)Space-Time Adaptive Processing on the Mesh Synchronous Processor., и . IPPS, стр. 734-740. IEEE Computer Society, (1996)Evaluation of Stream Virtual Machine on Raw Processor., , , , и . IPDPS, стр. 1-8. IEEE, (2007)Implementing the Jaccard Index on the Migratory Memory-Side Processing Emu Architecture., , , , и . HPEC, стр. 1-6. IEEE, (2018)