Author of the publication

Architecture and analysis of a dynamically-scheduled real-time memory controller.

, , and . Real Time Syst., 52 (5): 675-729 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Process-variation-aware mapping of best-effort and real-time streaming applications to MPSoCs., , and . ACM Trans. Embed. Comput. Syst., 13 (2s): 61:1-61:24 (2014)Process-variation aware mapping of real-time streaming applications to MPSoCs for improved yield., , and . ISQED, page 41-48. IEEE, (2012)Run-time power-down strategies for real-time SDRAM memory controllers., , and . DAC, page 988-993. ACM, (2012)Pain-mitigation Techniques for Model-based Engineering using Domain-specific Languages., , , , and . MODELSWARD, page 752-764. SciTePress, (2018)Dynamic Command Scheduling for Real-Time Memory Controllers., , and . ECRTS, page 3-14. IEEE Computer Society, (2014)Architectures and modeling of predictable memory controllers for improved system integration., and . DATE, page 851-856. IEEE, (2011)Generalized Extraction of Real-Time Parameters for Homogeneous Synchronous Dataflow Graphs., , and . PDP, page 701-710. IEEE Computer Society, (2015)Improved Power Modeling of DDR SDRAMs., , and . DSD, page 99-108. IEEE Computer Society, (2011)Combining Dataflow Applications and Real-time Task Sets on Multi-core Platforms., , and . SCOPES, page 60-63. ACM, (2017)Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements., , , and . IEEE Trans. Computers, 67 (1): 115-129 (2018)