( en | de | ru )

 

Disambiguation of "Narayanan, H."

Author of the publication

copydeleteadd this publication to your clipboard
Application of the principal partition and principal lattice of partitions of a graph to the problem of decomposition of a finite state machine.

, and . ISCAS, page 2564-2567. IEEE, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Other publications of authors with the same name

On composition and decomposition operations for vector spaces, graphs and matroids.. CoRR, (2023)Fast On-Line/Off-Line Algorithms for Optimal Reinforcement of a Network and Its Connections with Principal Partition., and . FSTTCS, volume 1974 of Lecture Notes in Computer Science, page 94-105. Springer, (2000)Solution of Partial Differential Equations by electrical analogy., , and . J. Comput. Sci., 2 (1): 18-30 (2011)Two Graph Based Circuit Simulator for PDE-Electrical Analogy., , and . VLSI Design, page 400-405. IEEE Computer Society, (2012)Application of the principal partition and principal lattice of partitions of a graph to the problem of decomposition of a finite state machine., and . ISCAS, page 2564-2567. IEEE, (1993)A Fast Algorithm for the Principle Partition of a Graph., and . FSTTCS, volume 560 of Lecture Notes in Computer Science, page 288-306. Springer, (1991)Mathematical programming and resistor transformer diode networks.. ICECS, page 69-72. IEEE, (2004)Relaxation Based Circuit Simulation Acceleration over CPU-FPGA., , , , , and . VLSID, page 409-414. IEEE Computer Society, (2016)Memory Efficient Implementation of Two Graph Based Circuit Simulator for PDE-Electrical Analogy., , and . VLSI Design, page 356-361. IEEE Computer Society, (2013)An Efficient Practical Heuristic For Good Ratio-Cut Partitioning., and . VLSI Design, page 64-69. IEEE Computer Society, (2003)