( en | de | ru )

 

Disambiguation of "Kurth, Patrick"

Author of the publication

copydeleteadd this publication to your clipboard
A 12 GS/s RF-Sampler Employing Inductive Peaking with >57 dB |THD| and >49.3 dB SNDR in 22 nm FD-SOI CMOS.

, , , , , , and . NEWCAS, page 1-4. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Patrick Kurth

Wolfgang Kurth

Richard Kurth

Werner Kurth

Horst Kurth

 

Other publications of authors with the same name

Up to 30-Fold BER Improvement using a Data-Dependent FFE Switching Technique for 112Gbit/s PAM-4 VCSEL Based Links., , , , , and . OFC, page 1-3. IEEE, (2020)A Divider-less General PLL Lock Assist and Automatic Frequency Calibration System for Millimeter-Wave Sub-Sampling Phase-Locked Loops., , , and . ICECS 2022, page 1-4. IEEE, (2022)A 12 GS/s RF-Sampler Employing Inductive Peaking with >57 dB |THD| and >49.3 dB SNDR in 22 nm FD-SOI CMOS., , , , , , and . NEWCAS, page 1-4. IEEE, (2023)A 0.4 pJ/bit NRZ Voltage Mode VCSEL Driver for up to 224 Gbit/s SWDM Links., , , , , , , and . OFC, page 1-3. IEEE, (2023)Optical Interconnects using Single-Mode and Multi-Mode VCSEL and Multi-Mode Fiber., , , , , , , , , and 2 other author(s). OFC, page 1-3. IEEE, (2020)True Voltage-Mode NRZ VCSEL Transmitter enabling 60 Gbit/s at 0.37 pJ/bit in 22 nm FDSOI., , , , , , and . ESSCIRC, page 365-368. IEEE, (2023)A Transmission-Line-based Phase Shifter for High-Speed, Ultra-Low-Power N-PSK Transmitters., , , and . ICECS, page 1-4. IEEE, (2020)A TI 12 GS/s Sampled Beam-Forming Receiver for a $22$ Antenna-Array with 69 dBc SFDR., , , and . ICECS 2022, page 1-4. IEEE, (2022)A Digital Pre-Distortion Technique Canceling Code-and Voltage-Dependent Output Impedance Errors in Current-Steering DACs., , , and . ISCAS, page 1-5. IEEE, (2023)A Charge Pump for Sub-Sampling Phase-Locked Loops with Virtual Reference Frequency Doubling., , , , , and . ISCAS, page 1-5. IEEE, (2023)