( en | de | ru )

 

Disambiguation of "Schiavone, Pasquale Davide"

Author of the publication

copydeleteadd this publication to your clipboard
An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics.

, , , , , , , , , , , and . IEEE Trans. on Circuits and Systems, 64-I (9): 2481-2494 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pablo Pasquale

David Pasquale

Pasquale Pirrone

Pasquale Cardamone

Pasquale Borrelli

 

Other publications of authors with the same name

On-line Testing for Autonomous Systems driven by RISC-V Processor Design Verification., , , , , and . DFT, page 1-6. IEEE, (2019)Fast and Accurate Multiclass Inference for MI-BCIs Using Large Multiscale Temporal and Spectral Features., , , , , and . EUSIPCO, page 1690-1694. IEEE, (2018)X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller., , , , , , , , and . CF, page 379-380. ACM, (2023)An Open-Source Verification Framework for Open-Source Cores: A RISC-V Case Study., , , , , , and . VLSI-SoC, page 43-48. IEEE, (2018)Performance evaluation of acceleration of convolutional layers on OpenEdgeCGRA., , , , , , and . CoRR, (2024)Motor-Unit Ordering of Blindly-Separated Surface-EMG Signals for Gesture Recognition., , , , , and . SYSINT, volume 546 of Lecture Notes in Networks and Systems, page 518-529. Springer, (2022)Tiny-FPU: Low-Cost Floating-Point Support for Small RISC-V MCU Cores., , , , , and . ISCAS, page 1-5. IEEE, (2021)Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes., , , , , , and . CoRR, (2024)MetaWearS: A Shortcut in Wearable Systems Lifecycle with Only a Few Shots., , , , , , , and . CoRR, (2024)An evolutionary approach for test program compaction., , , , and . LATS, page 1-6. IEEE Computer Society, (2015)