From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A 57.9-to-68.3 GHz 24.6 mW Frequency Synthesizer With In-Phase Injection-Coupled QVCO in 65 nm CMOS Technology., , , , и . IEEE J. Solid State Circuits, 49 (2): 347-359 (2014)Design of quarter-wavelength resonator filters with coupling controllable paths., , , , , , и . APCCAS, стр. 248-251. IEEE, (2012)A Single-Channel 10GS/s 8b>36.4d8 SNDR Time-Domain ADC Featuring Loop-Unrolled Asynchronous Successive Approximation in 28nm CMOS., , , и . ISSCC, стр. 278-279. IEEE, (2023)Monolithically Integrated GaN+CMOS Logic Circuits Design and Electro-Thermal Analysis for High-Voltage Applications., , , , , , , и . BCICTS, стр. 1-4. IEEE, (2020)A 3GS/s Highly Linear Energy Efficient Constant-Slope Based Voltage-to-Time Converter., , , и . ISCAS, стр. 1-5. IEEE, (2020)Editorial., , , , , , , , , и 35 other автор(ы). IEEE Trans. Very Large Scale Integr. Syst., 25 (1): 1-20 (2017)A 0.0071-mm2 10.8pspp-Jitter 4 to 10-Gb/s 5-Tap Current-Mode Transmitter Using a Hybrid Delay Line for Sub-1-UI Fractional De-Emphasis., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (10): 3991-4004 (2019)A 2.4dB NF +4.1dBm IIP3 Differential Dual-Feedforward-Based Noise-Cancelling LNTA With Complementary NMOS and PMOS Configuration., , , и . ESSCIRC, стр. 377-380. IEEE, (2023)A 6bit 1.2GS/s Symmetric Successive Approximation Energy-Efficient Time-to-Digital Converter in 40nm CMOS., , и . ISCAS, стр. 1-5. IEEE, (2020)Design of a fully integrated CMOS dual K- and W-band lumped wilkinson power divider., , , , , и . MWSCAS, стр. 788-791. IEEE, (2013)