( en | de | ru )

 

Disambiguation of "Nurmi, Jari"

Author of the publication

copydeleteadd this publication to your clipboard
A Processor Core for 32 kbit/s G.726 ADPCM Codecs.

, and . ISCAS, page 1932-1935. IEEE, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jari-Erik Nurmi

Jari Pakkanen

Otto Nurmi

Virpi Nurmi

Jari Veijalainen

 

Other publications of authors with the same name

Performance enhancements for embedded software implementation of GNSS navigation algorithms., and . IES, page 1-8. IEEE, (2006)Applying CDMA Technique to Network-on-Chip., , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (10): 1091-1100 (2007)Approximate computing for complexity reduction in timing synchronization., , and . EURASIP J. Adv. Signal Process., (2014)Multicore Software-Defined Radio Architecture for GNSS Receiver Signal Processing., , , and . EURASIP J. Embed. Syst., (2009)Fault-Tolerant 2-D Mesh Network-on-Chip for Multi-Processor System-on-Chip., and . DDECS, page 186-191. IEEE Computer Society, (2006)An IP-Based On-Chip Packet-Switched Network., , and . Networks on Chip, Kluwer / Springer, (2003)Joint Tracking of Multiple Frequency Signals from the same GNSS satellite., , , and . ICL-GNSS, page 1-6. IEEE, (2018)A Coarse-Grain Reconfigurable Machine with Floating-Point Arithmetic Capabilities., , and . ReCoSoC, page 1-7. Univ. Montpellier II, (2006)TUTGNSS University based hardware/software GNSS receiver for research purposes., , , , and . UPINLBS, page 1-6. IEEE, (2010)System-Level Design for Partially Reconfigurable Hardware., , , and . ISCAS, page 2738-2741. IEEE, (2007)