( en | de | ru )

 

Disambiguation of "Ginosar, Ran"

Author of the publication

copydeleteadd this publication to your clipboard
Timing-driven variation-aware synthesis of hybrid mesh/tree clock distribution networks.

, , , and . Integr., 46 (4): 382-391 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ran Ran

Ran Zhang

Ran Ji

Ran Ettinger

Ran Pan

 

Other publications of authors with the same name

AIDA: Associative DNN Inference Accelerator., , and . CoRR, (2019)POSTER: BioSEAL: In-Memory Biological Sequence Alignment Accelerator for Large-Scale Genomic Data., , and . PACT, page 459-460. IEEE, (2019)StarSync: An extendable standard-cell mesochronous synchronizer., , , and . Integr., 47 (2): 250-260 (2014)The effect of communication and synchronization on Amdahl's law in multicore systems., , and . Parallel Comput., 40 (1): 1-16 (2014)Adaptive programming in multi-level cell ReRAM., , , and . Microelectron. J., (2019)Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors., , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (9): 1243-1248 (2008)Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders., , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (4): 427-438 (2005)A clock-tuning circuit for system-on-chip., , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (4): 616-626 (2003)A Model for Supply Voltage and Temperature Variation Effects on Synchronizer Performance., and . IEEE Trans. Very Large Scale Integr. Syst., 23 (11): 2461-2472 (2015)Relative timing asynchronous design., , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (1): 129-140 (2003)